This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

THIS PAGE BLANK (USPTO)

⑩日本国特許庁(JP)

① 特許出願公開

平3-173471 ⑫公開特許公報(A)

@int.Cl.3 H 01 L 27/118 H 05 K 3/00

庁内茲埋备号 識別記号

❸公開 平成3年(1991)7月26

6921-5E D

H 01 L 21/82 審査請求 未請求 請求項の数 1 (全4頁

マスタスライス方式LSIの配線構造 ◎発明の名称

> 頌 平1-312541 **②**特

夏 平1(1989)12月1日

多和田 茂 芳 ②発 明 者 俊 ΩĘ 署 ②羌

東京都港区芝5丁目33番1号 日本電気株式会社内 石川県石川郡萬来町安隆寺 | 番地 北陸日本電気ソフト

エア株式会社内

日本電気株式会社 の出 類 人 ⑦出

北陸日本電気ソフトウ

東京都港区芝5丁目7番1号 石川県石川郡鶴来町安養寺「番地

エア株式会社

弁理士 河原 純一 四代 理

1. 発明の名称

マスタスライス方式しらしの配縁構造

2. 特許請求の範囲

垂直方向および水平方向の配線格子が定義され た第1の配線層および第2の配線層と、

これら第1の配額感および第2の配線羅に定義 された聖武方向および水平方向の配線格子の各格 子点の対角を結ぶ解めの配額指子が定義された第 3の記録器と

ゼガすることを特徴とするマスタスライス方式 L5!の配料構造,

3. 発明の詳細な説例

(庭巣上の利用分野)

本共明はマスクスライス方式し51の配線構造 に関し、特に配線工程以前のマスクを共適とし配 深に関するマスクのみを品級ごとに設計製作して 9. S(を作成するマスタスティス方式LS)の例

健療、この塩のマスタスライス方式しSIの配 線構造では、すべての配線層の配線格子が発査方 飼および水平方向に定義されていた(参考文献: 『偏瑾波忍のCAV』,仿明処理学会,昭初56 年3月20日発行)。

いま、無2回に示すように、重直方向格子間隔 および水平方向磁子隔隔をともに4としたときに **鼠級ネットの猫子し1および端子し2間の脱級長** が高速効律を必要とするしSIの混無持関等の関 約を満足するために B d 以内であるという期限が ある場合を例にとって説明すると、端子11およ び端子(2回を結ぶ直紋の角度が0度または30 皮に近いものから傾に第1の紀線内 うおよび 築2 の配線落2を用いて配線する配線処理を行った箱 果、第3国に示すように、配線機器101と配線 盗路102とによって端子(1および端子(2間 の記録が迂回させられ、配線及!2dの配線経路 201が得られたときに、健来のマスタスライス

特周平3-173471(2)

設終路(11日よび112を得ることにより、期 限を調えす逆接長64の配線経路211を得ていた。

(発弱が解決しようとする課題)

上述した従来のマスタスティス方式しSIの配線構造では、高波動作を必要とするしSIの現態 時期等の割約を場足するために設定された配線型 に制限がある配成ネットの配線において配線処理 後にその制限が満たされなかった場合に、制限を 結たすようにするために他の起源を移動させて配 級の修正を行う必要があったので、配線の修正に 必太以工数を輝するという欠点がある。

また、配縁の修正を行っても配料長の制限を調 たすことができなかった場合には、ブロックの配 医修正等を行って配製処理をやり直す必要があり、 きらに処理時間が増大するという欠点がある。

本発明の目的は、上述の点に能み、第1の配称 随および第2の配頭面に定義された垂直方向およ び水平功知の配詞括子の各括子点の対角を結外的 めの配詞格子が定義された第3個の配論層を利用

次に、本見朝について函願を参照して評価に及 明さる

第1回は、本類別の一実結例に係るマスタスライス方式し51の配線構造を示す図である。 本実 地質のマスクスライス方式し51の配線構造は、 重直方向および水平方向の配線格子が定復された 第1の配線層1および第2の配線路2と、第1の 配線路1および第2の配線路2と、第1の 配線路1および第2の配線路2に定義された吸載 方向および水平方向の配線格子の各部子成の共身 を結め新めの配線格子が定義された現3の配線層 またから複成されている。

状に、このように構成された本実施例のマスタ . スライス方式しSIの配領構造における配類過程 について、第2個~第4個を参照しながら異称的 に説明する。

第2回に決すように、推在方向格子関係および 水平方向格子関係をともに d としたときに定線ネ ットの能子、1 および端子、8 隣の配続長が新進 動作を必要とすると S 1 の遅延時間等の期的を編 足するために 8 4 以内であるという別段がある場 して、他の配域を移動したりブロックの配置位置 を変更したりすることなしに、比較的容易に配線 芸の明整を行うことができるマスタスライス方式 しま1の配額構造を提供することにある。

(標準を解決するための手数)

本発明のマスクスライス方式し3.1の記録構造 は、遙直が向わよび水平方向の配線格子が定義さ れた第1の配線圏および第2の配線圏に定義された 類1の配線圏および第2の配線圏に定義された 堕方向および水平方向の配線格子の多様子点の対 角を結果終めの配線格子が定義された第1の配線 層となるでする。

(作用)

本発明のマスクスライス方式しるiの配線構造 では、第1の配線層および第2の配線層に重直方 同および水平方向の配線格子が定義され、第3の 配線層に第1の配線層および第2の配線層に定確 された製直方向および水平方向の配線格子の各格 子点の抽機を請か料めの配線格子が定置される。

(実路例)

$$2 = \sqrt{(4 d)^2 + (4 d)^2}$$

$$= 4\sqrt{2} d$$

の配線経路と21を得ることができる。

(発明の効果)

以上減明したように本発明は、高速動作を必要 とするLSIの選延時間等の制約を満足するため

持開平3-173471 (3)

に設定された配譲長の緩慢に対して第1の配線層 および第2の配線層を思いて配線処理を行った後 に制限を添たしていない記録をŊ膜を満たすよう にするために第3層の超級層を利用することによ り、他の配題を移動したりプロックの配置位置を 変更したりすることなしに、比較的容易に配切員 の洞盤を行うことができる幼児がある。

4. 図面の簡単な説明

新1回は本発明の一裏庭紙に係るマスタスライ ス方式しなりの配線構造を示す図、

第2 関は鼠線ネットの端子ペアの一例を示す図、 第3回は第1の配線頂および第2の配線頂を用 いた配線処理後の配料例を示す図、

語 (図は多3 の配線器を用いて入手修正を行っ た後の配線筋を示す図。

第5回は第1の配線量および第2の配線器を用 いて人手継近を行った後の配線例を示す図である。

1・・・野1の転換策、

図において、

2・・・第2の転線層、

1・・・第3の配納度、


101,102,221,航韓経路,

231, 232、スルーホール、

しし、して・端子である。

价价出限人


第 1 図




第1の影線沿むよび第2の配象局が

辺3の院務所に関係された配験格子


第 2 2



特閒平3-173471 (4)



第5図



PATENT ABSTRACTS OF JAPAN

(11)Publication number:

03-173471

(43) Date of publication of application: 26.07.1991

(51)Int.Cl.

HO1L 27/118

(21)Application number: 01-312541

(71)Applicant : NEC CORP

HOKURIKU NIPPON DENKI

SOFTWARE KK

(22)Date of filing:

01.12.1989

(72)Inventor: TAWADA SHIGEYOSHI

MIZUMAKI TOSHIHIRO


(54) WIRING STRUCTURE OF MASTER SLICE SYSTEM LSI

(57) Abstract:

PURPOSE: To comparatively easily adjust wiring length by arranging a first and a second wiring layer wherein a vertical and a horizontal wiring lattice are defined and a third wiring layer wherein a wiring lattice connecting diagonal lines of both lattices is defined.

CONSTITUTION: When both of the lattice intervals in the vertical and the horizontal directions are (d), the wiring length between the terminals t1 and t2 of a wiring network is shorter than or equal to 8d, in order to satisfy restrictions like the delay time of an LSI required for high speed operation. When wiring process is performed by using a first and a second wiring layer 2 in accordance with the order that the angle of the line connecting the terminals t1 and t2 is approximate to 0° or 90°, the wiring between the terminal t1 and t2 is detoured by wiring





routes 101 and 102, and a wiring route 201 of α length 12d is obtained. On the other hand, by constituting an oblique wiring between the terminals t1 and t2 by using the layer 3, a wiring route 221 of a length I=4.22/1d can be obtained as follows, the wiring routes 101 and 102 are not corrected, and through holes 231 and 232 between the first and the this wiring 1, 3 are arranged at the positions of the terminals t1 and t2.

LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

(19) Japanese Patent Office (JP)

(12) UNEXAMINED PATENT APPLICATION GAZETTE (A)

(11) Unexamined Patent Application Publication [KOKAI] No. H3-173471 [1991]

(43) KOKAI Date: July 26, 1991

(51) Int. Cl.5

I.D. Symbol

Intern. Ref. No.

H 01 L 27/118

D

6921-5E

H 05 K 3/00

8225-5F

H 01 L 21/82

M

Examination Request Status: Not yet requested

Number of Claims: 1

(Total 4 pages [in orig.])

(54) Title of Invention

Master Slice LSI Wiring Structure

(21) Patent Application No.

H1-312541 [1989]

(22) Filing Date:

December 1, 1989

(72) Inventor

Shigeyoshi Tawada

c/o NEC Corporation

5-33-1 Shiba, Minato-ku, Tokyo

(72) Inventor

Toshihiro Mizumaki

c/o Hokuriku NEC Software, Ltd.

1 Anyoji, Tsurugi-cho, Ishikawa-gun, Ishikawa

(71) Applicant

NEC Corporation

5-7-1 Shiba, Minato-ku, Tokyo

(71) Applicant

Hokuriku NEC Software, Ltd.

1 Anyoji, Tsurugi-cho, Ishikawa-gun, Ishikawa

(74) Agent Junichi Kawahara, patent attorney

Specification

1. Title of Invention

Master Slice LSI Wiring Structure

2. Claims

A master slice LSI wiring structure comprising:

a first wiring layer and a second wiring layer for which vertical-direction and horizontal-direction wiring lattice members are defined; and

a third wiring layer for which diagonal wiring lattice members are defined which join diagonals of vertical-direction and horizontal-direction lattice points defined in said first wiring layer and second wiring layer.

3. Detailed Description of Invention

[Field of the Invention]

This invention concerns a master slice LSI wiring structure, and more particularly concerns a master slice LSI wiring structure for producing LSIs, wherewith, using common masks prior to the wiring step, only masks pertaining to the wiring are designed and fabricated individually for each product type.

[Prior Art]

Conventionally, in this type of master slice LSI wiring structure, all of the wiring lattice members in the wiring layers are defined in the vertical direction and horizontal direction (cf. "Ronri Sochi no CAD [Logic Device CADs]", Joho Shori Gakkai (Japan Society for Information Processing), March 20, 1981).

A case is now described wherein, as diagrammed in Fig. 2, when both the vertical direction lattice member interval and the horizontal direction lattice member interval are made d, and the wiring length between the terminals t1 and t2 in the wiring network is limited to 8d or less in order to satisfy restrictions such as the LSI delay time required for high-speed operation, as a result of implementing a wiring process that does the wiring using the first wiring layer 1 and the second wiring layer 2 sequentially from an angle of the straight line connecting the terminals t1 and t2 that is near either 0 or 90 degrees, the wiring between the terminals t1 and t2 is made circuitous by wiring paths 101 and 102, as diagrammed in Fig. 3, yielding the wiring path 201 having a wiring length of 12d, whereupon, with the conventional master slice LSI wiring structure, as diagrammed in Fig. 5, the wiring paths 101 and 102 are altered manually to yield wiring paths 111 and 112, whereby the wiring path 211 having a wiring length of 8d which

satisfies the restriction is obtained.

[Problems Which the Present Invention Attempts to S lve]

With the conventional master slice LSI wiring structure described in the foregoing, if, after the wiring process in wiring a wiring net wherein a limitation is placed on the wiring length in order to satisfy a restriction such as the LSI delay time required for high-speed operation, that limitation has not been met, it is necessary to alter the wiring, moving other wiring, in order to satisfy the limitation. Many steps are required for such alteration, which constitutes a shortcoming.

Furthermore, in cases where the wiring length limitation cannot be met even after the wiring has been altered, it is necessary to redo the wiring process, performing block placement alterations, etc., resulting in a further increase in processing time, which is a shortcoming.

In view of these shortcomings, an object of the present invention is to provide a master slice LSI wiring structure wherewith, using a third wiring layer for which diagonal wiring lattice members are defined which join diagonals of vertical-direction and horizontal-direction lattice points defined by the first wiring layer and the second wiring layer, wiring lengths can be adjusted with comparative ease, without moving the other wiring or changing block placement positions.

[Means Used to Solve the Abovementioned Problems]

The master slice LSI wiring structure of the present invention comprises: a first wiring layer and a second wiring layer for which vertical-direction and horizontal-direction wiring lattice members are defined; and a third wiring layer for which diagonal wiring lattice members are defined which join diagonals of vertical-direction and horizontal-direction lattice points defined in the first wiring layer and second wiring layer.

[Operation]

In the master slice LSI wiring structure of the present invention, vertical direction and horizontal direction wiring lattice members are defined in the first wiring layer and the second wiring layer, and diagonal wiring lattice members are defined in the third wiring layer, which diagonal wiring lattice members join the diagonals of the lattice points of the horizontal direction and vertical direction wiring lattice members defined in the first wiring layer and the second wiring layer.

[Embodiments]

The present invention is now described in detail, making reference to the drawings.

Fig. 1 is a diagram of a master slice LSI wiring structure in one embodiment of the present invention. The master slice LSI wiring structure in this embodiment comprises: a first wiring layer and a second wiring layer 2 for which vertical-direction and horizontal-direction

wiring lattice members are defined; and a third wiring layer 3 for which diagonal wiring lattice members are defined which join diagonals of vertical-direction and horizontal-direction lattice points defined in the first wiring layer 1 and second wiring layer 2.

The process of implementing the wiring in the master slice LSI wiring structure in this embodiment, configured as stated, is now described specifically, with reference to Fig. 2 to 4.

The case is [again] described wherein, as diagrammed in Fig. 2, when both the vertical direction lattice member interval and the horizontal direction lattice member interval are made d, and the wiring length between the terminals t1 and t2 in the wiring network is limited to 8d or less in order to satisfy restrictions such as the LSI delay time required for high-speed operation, as a result of implementing a wiring process that does the wiring using the first wiring layer 1 and the second wiring layer 2 sequentially from an angle of the straight line connecting the terminals t1 and t2 that is near either 0 or 90 degrees, the wiring between the terminals t1 and t2 is made circuitous by wiring paths 101 and 102, as diagrammed in Fig. 3, yielding the wiring path 201 having a wiring length of 12d, whereupon, as diagrammed in Fig. 4, without altering the wiring paths 101 and 102, through holes 231 and 232 are opened between the first wiring layer 1 and the third wiring layer 3 at the positions of the terminals t1 and t2, [respectively,] and diagonal wiring is implemented between terminal t1 and terminal t2 using the third wiring layer 3, thereby obtaining a wiring path 221 having a wiring length equal to

$$a = \sqrt{(4 d)^2 + (4 d)^2}$$
 $= 4\sqrt{2} d$

which meets the limitation.

[Benefits of Invention]

After wiring processing has been performed using a first wiring layer and a second wiring layer, and there exists wiring that does not meet a wiring length limitation established to satisfy a restriction such as an LSI delay time required for high-speed operation, the present invention, as described in the foregoing, employs a third wiring layer to make that wiring meet that limitation, thereby making it possible to adjust wiring lengths with comparative ease without moving the other wiring or altering block placement positions.

4. Brief Description of Drawings

Fig. 1 is a diagram of a master slice LSI wiring structure in one embodiment of the present invention;

Fig. 2 is a diagram of one example of a pair of terminals in a wiring network;

Fig. 3 is a diagram of an example of wiring after the implementation of a wiring process using a first wiring layer and a second wiring layer;

Fig. 4 is a diagram of an example of wiring after a manual alteration using a third wiring

layer; and

Fig. 5 is a diagram of an example of wiring after performing a manual alteration using a first wiring layer and a second wiring layer.

The following reference characters are used in the drawings.

- 1 First wiring layer
- 2 Second wiring layer
- 3 Third wiring layer
- 101, 102, 221

Wiring paths

231, 232

Through holes

tl, t2 Terminals


Patent Applicants

NEC Corporation

Hokuriku NEC Software, Ltd.

Agent

Junichi Kawahara, patent attorney






Figure 2





Figure 5



[Translator's Notes]

- 1. The original term koushi, usually translated "lattice" (and sometimes "grating" or "grid") is herein translated "lattice member" because the English word "lattice" refers to the entire lattice and never to its constituent elements or "members" as is apparently intended here.
- 2. The term haisen, as used in microchip technology, may also be translated "interconnect," but is translated by the more common "wiring" herein to avoid confusion.
- 3. The original language [A] ni teigi sareta [B], which occurs frequently in the text, is ambiguous. I have translated it "B defined in A," but it could also mean "B defined by A.